This IP is a programmable Analog PLL suitable for high speed clock generation. The high speed VCO can run from 800MHz to 3200MHz.By setting DM [5:0] and DN [11:0] to different values according to ...

PLL output clock is used as source clock by clock generation block. Divisor circuits and necessary glue logic are used to generate the required clocks. Below diagram shows the clock generation ...