Design-Reuse5 年
Imperas announce first reference model with UVM encapsulation for RISC-V verification
With this new release, hardware developers can for the first time use a golden reference model of a RISC-V processor alongside their RTL in their SystemVerilog UVM design verification (DV) ...